

Notice of References Cited

Application/Control No.

10/055,734

Applicant(s)/Patent Under
Reexamination
PERTTU, JOSEPH

Examiner

Roberto J Rios

Art Unit

2836

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,124,881	06-1992	Motoki, Hisao	361/605
	B	US-6,172,432	01-2001	Schnackenberg et al.	307/64
	C	US-5,581,133	12-1996	Smith et al.	307/64
	D	US-6,593,670	07-2003	Anderson, William J.	307/64
	E	US-6,100,604	08-2000	Morrone et al.	307/64
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	CHOW et al., "The Design of an SRAM-BASED FPGA-Part I: Architecture", June 1999, IEEE Transactions on VLSI Systems, Vol. 7, No. 2.
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.